• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Copying netset properties to layout

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 130
  • Views 18522
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Copying netset properties to layout

Grover
Grover over 15 years ago

I'm using a couple of cells in my circuits that have their power supply connections implemented as global nets (vdd! and gnd!). Now I want to use these within other cells that have their own supply rails (say, vdd_3 and vss_a), and connect the subcells' power supplies to the higher level cell's supply rails. I do this by adding the netset property to the appropriate instance, which connects the subcell's vdd! to the higher level cell's vdd_3.

Now this works fine in the simulator, but when I want to layout the circuit, it goes wrong, because the subcell still has its nets labelled vdd! and gnd!, and connecting them to vdd_3 and vss_a just gives me a flashing yellow cross.

I found in the manual that "the netSet properties on schematic instances, which specify the new value of a global signal, are not copied over with the instance from the schematic to the layout when you use the Gen From Source, Pick from Schematic, or Update Layout Parameters command", so this behaviour is as documented. But how do I fix it then? It's not possible to add a netset property to a layout instance, so I can't manually correct it after placement either.

  • Cancel
Parents
  • berndf
    berndf over 15 years ago
    I checked this in my environment
    and you are right this seems to be an issue.

    I got it solved with "Connectivity -> Nets -> Assign"

    An then I assigned the new pin (vssa) to the std. cells instance pin (vdd!).
    Check the tool prompt line for instructions on the command.

    Bernd
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • berndf
    berndf over 15 years ago
    I checked this in my environment
    and you are right this seems to be an issue.

    I got it solved with "Connectivity -> Nets -> Assign"

    An then I assigned the new pin (vssa) to the std. cells instance pin (vdd!).
    Check the tool prompt line for instructions on the command.

    Bernd
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information