• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to create templates for vdd/vss nets in Virtuoso

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 4570
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to create templates for vdd/vss nets in Virtuoso

akbhide
akbhide over 15 years ago

I am working on the layout of a full custom digital design in Virtuoso. I have now fixed my pitch for the vdd and vss nets. Can anyone tell me as to how i can create templates of some sort of a ruler/guide for these nets which can help me to see where my vdd vss nets/tracks would lie in the layout .It will make my life easier so that i will know how exactly i want to shield or route my critical nets and also ensure that i do not route anything else over the tracks meant for vdd/vss. This will help to reduce the risk of shorts as well.

 Any help, pointers would be really helpful.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    In IC5141, you can use (in Layout XL) Design->Save to Template from an existing view, and save info about the I/O pin locations or constraints.

    This template file can be referenced at the bottom of the Design->Generate from Source form. Also, if you use Place->Pin Placement, you can choose to place pins as in a Template File. You can create (for example) the pins how you want (including using the Hrail/Vrail options) from this same Pin Placement form.

    IC61X has a similar (but with further enhancements) pin placement UI.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    In IC5141, you can use (in Layout XL) Design->Save to Template from an existing view, and save info about the I/O pin locations or constraints.

    This template file can be referenced at the bottom of the Design->Generate from Source form. Also, if you use Place->Pin Placement, you can choose to place pins as in a Template File. You can create (for example) the pins how you want (including using the Hrail/Vrail options) from this same Pin Placement form.

    IC61X has a similar (but with further enhancements) pin placement UI.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information