• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. is it possible to run LVS when the layout and schematic...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 15024
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

is it possible to run LVS when the layout and schematic are in different library?

llobak
llobak over 15 years ago

Hi,

 I'm trying to run LVS where my layout and schematic are in different library. Can anyone help me?

I think i need to specify the location of the schematic in the *.vlr file, is it right? But the problem here is I do not know how to set the *.vlr file. The LVS that i'm using generates the vlr file by itself.

can anyone guide me how the cellname.vlr file being created?

 If i'm wrong, can anyone guide me where should i start? Thanks

 

Regards,

SL

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    SL,

    It tends to help if you say what LVS tool you're using. My guess is that it's Assura, based on the "*.vlr" reference above. Are you running Assura from the command line, or integrated into Virtuoso? If in Virtuoso, you can just do Assura->Run LVS and then you can specify the lib/cell/view of both the schematic and layout (assuming the input is dfII in both cases).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • llobak
    llobak over 15 years ago

     Hi Andrew,

     

    Sorry for the confusion. I'm using ASSURA LVS. I've tried the integrated LVS in Virtuoso and it works. What I'm trying to do here is I would like to use command line to perform the same operation as the integrated LVS. I've already able to use the command line to run the LVS for which the layout and schematic located in same library. Now i would like to try to run it for layout and schematic in different library. 

     For the LVS which layout and schematic in same library. The method i use is create the rsf file and then use the assura *.rsf to run the LVS.

    For layout and schematic in different library, I do not know how can i do it. Hope I can get some guidance here. Thanks

    Thanks,

    SL

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    SL,

    In the RSF file you have:


    avParameters(
      ?inputLayout ( "df2" "opamp090" )
      ?cellName "adc_sample_hold"
      ?viewName "layout_final"
      ?workingDirectory "./drclvs"
      ?technology "gpdk090"
      ?techLib "./assura_tech.lib"
    ...

    The ?inputLayout line is specifying the library that the design is coming from, together with ?cellName and ?viewName

    Also, in the RSF file you'd have:


    avCompareRules(
    schematic(
    netlist( dfII "/scratch/andrewb/IC612_Whatsnew/design/drclvs/adc_sample_hold.vlr" )
    )
    bindingFile("/scratch/andrewb/IC612_Whatsnew/share/gpdk090_v3.9/assura/bind.rul")
    )


    or similar - i.e. a path to a "vlr" file. Inside the vlr file:



    ;----------------------------------------------------------------------------
    ; vldb RSF file
    ; Created by the Assura UI
    ;----------------------------------------------------------------------------

    ; form additions
    avSimName = "auLvs"
    avDisableWildcardPG = nil
    avLibName  = "ether"
    avCellName = "adc_sample_hold"
    avViewName = "schematic"
    avViewList = "auLvs schematic symbol"
    avStopList = "auLvs"
    avVldbFile = "/scratch/andrewb/IC612_Whatsnew/design/drclvs/adc_sample_hold.sdb"

    Here you can see the lib, cell and view name of the design - as you can see I have a different library name. 

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • llobak
    llobak over 15 years ago

    Hi Andrew,

     Thanks for your help. I've manage to run the task that i wanted. Thanks!

     

    Regards,

    SL

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • narendra046
    narendra046 over 13 years ago

    Hi Andrew,

             I have also same problem(layout & schematic are different libreries) so that I followed your all suggestions.Now it's running clearly. 

    When i ran lvs with assura in virtuoso, *runname.lrs file will be generated. From this file we can see all lvs report like net mismatches, mal-formed devices..etc.

    But when i was ran lvs with commandline, *.lrs file is not generated. So, How can i get lvs errors  information....

    Please help me on this.

    Regards,

    Narendra 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information