• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. is it possible to run LVS when the layout and schematic...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 15028
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

is it possible to run LVS when the layout and schematic are in different library?

llobak
llobak over 15 years ago

Hi,

 I'm trying to run LVS where my layout and schematic are in different library. Can anyone help me?

I think i need to specify the location of the schematic in the *.vlr file, is it right? But the problem here is I do not know how to set the *.vlr file. The LVS that i'm using generates the vlr file by itself.

can anyone guide me how the cellname.vlr file being created?

 If i'm wrong, can anyone guide me where should i start? Thanks

 

Regards,

SL

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    SL,

    It tends to help if you say what LVS tool you're using. My guess is that it's Assura, based on the "*.vlr" reference above. Are you running Assura from the command line, or integrated into Virtuoso? If in Virtuoso, you can just do Assura->Run LVS and then you can specify the lib/cell/view of both the schematic and layout (assuming the input is dfII in both cases).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    SL,

    It tends to help if you say what LVS tool you're using. My guess is that it's Assura, based on the "*.vlr" reference above. Are you running Assura from the command line, or integrated into Virtuoso? If in Virtuoso, you can just do Assura->Run LVS and then you can specify the lib/cell/view of both the schematic and layout (assuming the input is dfII in both cases).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information