Stats

Locked Locked
Replies 6
Subscribers 125
Views 18040
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

some strange layout error

Dear All,

The DRC test has been passed with no errors. However, there are a few area still have flashing x sign. For instance, the portion of metal 1 extended from the source of PMOS, which overlaps vdd (metal 1 as well) has flashing x sign. Can anyone give me some hint please?

Thanks

Parents

tester over 15 years ago

Dear Andrew,
With your hints in the previous posting and this one, I have already figured out the issue. Thank you again for your great support.
Bests
Tester
Cancel
Vote Up 0 Vote Down

Cancel

Reply

tester over 15 years ago

Dear Andrew,
With your hints in the previous posting and this one, I have already figured out the issue. Thank you again for your great support.
Bests
Tester
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.