• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. some strange layout error

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 18029
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

some strange layout error

tester
tester over 15 years ago

Dear All,

The DRC test has been passed with no errors. However, there are a few area still have flashing x sign. For instance, the portion of metal 1 extended from the source of PMOS, which overlaps vdd (metal 1 as well) has flashing x sign. Can anyone give me some hint please?

Thanks

 

 

 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    Tester,

    I hope you don't think I'm being rude, but how do you think anyone could possibly answer your question? You didn't say:

    1. What Physical Verification Tool you're using
    2. What process/design kit you're using

    That's just the bare minimum. Ideally a picture of the problem would help. Did you use Layout XL to do the layout? Maybe there's a marker on the layout due to layout XL? Perhaps you can do Verify->Explain and click on the marker to see if there's an explanation?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tester
    tester over 15 years ago

    Dear Andrew,

     I am very sorry for the extreme short post before. Here is the information that I found to the best of my knowledge. Please feel free to let me know if you need more information.

    I am using IC5.1.41 for schematic and the Virtuoso XL layout editor for drawing the layout. In addition, I am using Assura for the DRC checking. The design kit that I used is Jazz CA 18. The image is attached with this email and the error message after clicking the verify->marker is the following:

    Warning: Overlap between rectangular on layer "metal1 drawing' on net 'vdd!' and instance '|M6' with pin 'S' on the 'net 13' creates a short.

    Thanks.

    Note: the upper most top metal 1 is vdd and the net 13 is the metal 1 conntectted from the source of M6 to Vdd. M6 is the active device shown in the picture. The contact that I used from the nwell to vdd is "NTAP", which I am not very familiar with it.

    By the way, I tried to copy and paste the image but could not find it from the preview. Could you tell me how to post the image here? Thanks again.

        

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    I thought I'd answered this, but couldn't see it. Anyway, the message you're getting is almost certainly from Layout XL. Did you try running LVS - DRC wouldn't show the error.

    Anyway, to upload the picture, hit the Reply button (not the quick reply) and then go onto the Options tab which gives you the ability to upload an attachment.

    Regards,

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tester
    tester over 15 years ago

    Dear Andrew,

    With your hints in the previous posting and this one, I have already figured out the issue. Thank you again for your great support.

    Bests

    Tester

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tester
    tester over 15 years ago

    Dear Andrew,

    Sorry for bothering you again since the error message came out again. What I did previously is to remove an extra metal 1 layer above the gate area, and the error message was gone. However, when I login today, the error message is still there. I have attached the figure this time and hope that helps a little bit.

    In my systerm, there are two places that I can run DRC. One is "assura->DRC" and the other is "verify->DRC". I could not find "LVS->DRC". The "assura->DRC" works for me (but with the waring marker as you can see in the attached file). However, when I tried "verify->DRC", it shows that "failed to find DRC rules divaDRC.rul in library ca 18".

    Thanks

     

    • test1.jpg
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    There isn't LVS->DRC (I didn't say there was; you misread what I wrote). I asked whether you ran LVS (which would be Assura->LVS in your case).

    Verify->DRC is running Diva as the physical verification tool. The chances are that you don't have any Diva rules. So that's why it doesn't work.

    As I said, the message is most likely coming from Layout XL - it thinks you've created a short. I couldn't see any markers on your picture, so it's hard to tell.

    Verify->Explain (I think that's the item) and clicking over the marker should tell you some info. 

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information