Stats

  • Locked Locked
  • Replies 11
  • Subscribers 125
  • Views 17972
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to build a standard cell model (for a printed transistor) in Cadence

write2rammy

Hallo,

        I have the model equations for a printed transistor (Quite different from BSIM3 and EKV models). Now I need to use this model in Cadence to simulate circuits. So when I place a nmos the simulator should use this model instead of BSIM3 or EKV.. I guess I can't model this using Verilog-A because I am not intending to do a behavioral modelling.

Parents

  • Now I'm confused. If you have a SPICE model file, you can use that directly in spectre (no need to translate the format as spectre can read SPICE syntax directly).

    I thought you said you had a set of equations - if so, that's not a SPICE model file. Iwas suggesting a solution to implement a model using that set of equations.

    Regards,

    Andrew.

Reply

  • Now I'm confused. If you have a SPICE model file, you can use that directly in spectre (no need to translate the format as spectre can read SPICE syntax directly).

    I thought you said you had a set of equations - if so, that's not a SPICE model file. Iwas suggesting a solution to implement a model using that set of equations.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.