• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to build a standard cell model (for a printed transistor...

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 125
  • Views 17972
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to build a standard cell model (for a printed transistor) in Cadence

write2rammy
write2rammy over 15 years ago

Hallo,

        I have the model equations for a printed transistor (Quite different from BSIM3 and EKV models). Now I need to use this model in Cadence to simulate circuits. So when I place a nmos the simulator should use this model instead of BSIM3 or EKV.. I guess I can't model this using Verilog-A because I am not intending to do a behavioral modelling.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    You're comparing Apples and Pears here. A SPICE model normally is referencing a built-in device model and just setting a set of parameters for that device model (e.g. setting the parameters for bsim3v3, bsim4, ekv, psp etc). Maybe a few parasitic devices around the device. A VerilogA model is a set of simultaneous differential equations (and some procedural code) which need to be solved. 

    Provided the SPICE subckt model is not too complicated, it will probably be quicker to simulate. But impossible to give you a definite answer without knowing more.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    You're comparing Apples and Pears here. A SPICE model normally is referencing a built-in device model and just setting a set of parameters for that device model (e.g. setting the parameters for bsim3v3, bsim4, ekv, psp etc). Maybe a few parasitic devices around the device. A VerilogA model is a set of simultaneous differential equations (and some procedural code) which need to be solved. 

    Provided the SPICE subckt model is not too complicated, it will probably be quicker to simulate. But impossible to give you a definite answer without knowing more.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information