Stats

  • Locked Locked
  • Replies 6
  • Subscribers 127
  • Views 17623
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Assura LVS error

jdgriggs
attached are screen shot of a simple inverter and the layout is drc clean but debug says there is a bad net when the nets match for both...I've done this design 4 times each from scratch and generate the same errors. I have tried using th permute tool but does not seem to help LVS issue. Your assitance is appreciated Regards James
Parents
  • bartman

    Hi Quek,


    I created a new post this morning.  But, I am not sure if I did it correctly.  I am checking it now.

    best regards,

    alan

Reply
  • bartman

    Hi Quek,


    I created a new post this morning.  But, I am not sure if I did it correctly.  I am checking it now.

    best regards,

    alan

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.