Stats

  • Locked Locked
  • Replies 8
  • Subscribers 128
  • Views 17184
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS on mixed signal circuits

hon cheong

Hi,

If I would like to run LVS on a circuit that compose of both analog circuits (handcrafted) as well as digital circuits ( layout generated by Encounter), how can I do that ? while I have schematic for my analog circuits, I do not have schematic for my digital circuits ( I have VHDL code, structural verilog files generated by design compiler, as well as layout generated by Encounter).

Please advice.

Thank You.
Regards,
Hon Cheong

Parents

  • Hi, Hon Cheong,

    I don't think you need to get your cdl file that describe your stdcell circuits into FE. FE only need LEF, .lib, and .cdb files for stdcells. However, you need to integrate all of those netlist files (stdcell, cdl, final gate netlist from FE, and your analog circuits) together to run your fullchip, tapeout LVS check.

    I thought that one way is to create the stdcell library in the dfII by using the gds and cdl files (I don't know whether it is possible or how to do it). Then, import FE netlist into dfII, then, you could do your TO LVS check inside dfII.

     The other way is to stitch those files together by LVS check tools. But I don't know the detailed steps. Someone in this forum may have better idea.

     Tongju

Reply

  • Hi, Hon Cheong,

    I don't think you need to get your cdl file that describe your stdcell circuits into FE. FE only need LEF, .lib, and .cdb files for stdcells. However, you need to integrate all of those netlist files (stdcell, cdl, final gate netlist from FE, and your analog circuits) together to run your fullchip, tapeout LVS check.

    I thought that one way is to create the stdcell library in the dfII by using the gds and cdl files (I don't know whether it is possible or how to do it). Then, import FE netlist into dfII, then, you could do your TO LVS check inside dfII.

     The other way is to stitch those files together by LVS check tools. But I don't know the detailed steps. Someone in this forum may have better idea.

     Tongju

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.