• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Import Verilog

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 127
  • Views 19435
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Import Verilog

eppramod
eppramod over 14 years ago
Hi, Don't know if this query was raised before here. I am new to doing "Import ==> Verilog" in Cadence Virtuoso. I am having a gate level Verilog netlist and was trying to do Import==> Verilog function through Cadence Virtuoso(icfb). I am getting the import to work but unfortunately the reference dfII library which i am using for "component" symbols have VDD and VSS pins in their symbols. After import I am seeing that these ports are unconnected in the schematic view(as there are no VDD/VSS definition in the verilog netlist). Is there a way to have these pins connected after import? Thanks in advance.
  • Cancel
Parents
  • Quek
    Quek over 12 years ago

    Hi Ntrichy

    Just a gentle reminder not to append to an old thread. This thread has already ended in Jan 2011. Please always start your question in a new thread.

    1. You can modify the skillscript in COS article 1843566.

    2. I think there is a mis-understanding. I meant that it is possible to code a skillscript to add VDD and VSS wire stubs to the required pins. I don't have such a script.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 12 years ago

    Hi Ntrichy

    Just a gentle reminder not to append to an old thread. This thread has already ended in Jan 2011. Please always start your question in a new thread.

    1. You can modify the skillscript in COS article 1843566.

    2. I think there is a mis-understanding. I meant that it is possible to code a skillscript to add VDD and VSS wire stubs to the required pins. I don't have such a script.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information