• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Spaced-based router

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 13964
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Spaced-based router

brianzimmer
brianzimmer over 14 years ago
Automatic routing is producing many DRC errors by not aligning wires with pins and/or vias. I've tried every routing setting/technology file constraint to prevent this but am at a loss. Any ideas? Thanks, Brian
  • screen-capture.png
  • View
  • Hide
  • Cancel
  • Quek
    Quek over 14 years ago

    Hi Brian

    Adding drc constraints in the Virtuoso techfile is the correct approach so the problem should be resolved if the right constraints have been added. You can also try using the latest version of VSR (IC615.72) and see if the same problem occurs. May I know the version of VSR which you are using.

    terminal>virtuoso -W

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • brianzimmer
    brianzimmer over 14 years ago
    My version is: sub-version IC6.1.4.500.9 I tried adding various constraints myself pertaining to edge width, but nothing seemed to prevent this. Do you have any idea what rule would prevent something like this?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Quek
    Quek over 14 years ago

    Hi Brian

    Would you please post the specific DRC message for the shapes which you have uploaded? Previously I had resolved similar errors using minEdgeAdjacentDistance constraint. You can look it up in $CDSHOME/doc/asciitechfile/asciitechfile.pdf.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • brianzimmer
    brianzimmer over 14 years ago
    Here is the message: M1 vertex must not be connected to two short edges with length
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Quek
    Quek over 14 years ago
    Would you please try to add minEdgeAdjacentLength and see if it resolves the problem? If you already have this constraint in the techfile, then it might be good to see if VSR615 makes a difference.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information