• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Can't create devices in layout using pycells

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 127
  • Views 2364
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can't create devices in layout using pycells

edbewald
edbewald over 13 years ago

I am using IC6.1.5.504 in 32bit mode.  RHEL5, linux x86-64.

 We recently started looking at a kit that utilizes Pycells.  When we place an instance of

a device (ex. nch_mac) none of the layers are visible.  The 'q' form shows the correct

parameters, the layer pallette shows the correct layers.  When I try to stream out, I get the

error, 'translating cellview <path>/layout as STRUCTURE' and no GDS file is created.

Has anyone else seen this and is there a solution?

Thanks,

Eddie

  • Cancel
Parents
  • edbewald
    edbewald over 13 years ago

    Andrew,

     Thanks for your feedback.  I finally resolved the issue basically by 1) reading EVERYTHING I could from the

    foundary, Cadence and Ciranova's website and 2) pure chance. Here is what I did for future reference.

    1) Unzipped 2 imbedded files inside the Pycell directory that contained the layout information.  I could find

    no documentation saying this was necessary and the directory was supposed to be 'self-extracting'.  Why these

    are missed is a mystery.

     2) ALL applications' bit formats (linux, Cadence and Python) MUST agree.  All either 32bit or 64bit.  If any one

    is off, Cadence device creation just fails with no discernable Warning or Error message.

    And that's it.  I'm up and running.

    Thanks again,

    Eddie

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • edbewald
    edbewald over 13 years ago

    Andrew,

     Thanks for your feedback.  I finally resolved the issue basically by 1) reading EVERYTHING I could from the

    foundary, Cadence and Ciranova's website and 2) pure chance. Here is what I did for future reference.

    1) Unzipped 2 imbedded files inside the Pycell directory that contained the layout information.  I could find

    no documentation saying this was necessary and the directory was supposed to be 'self-extracting'.  Why these

    are missed is a mystery.

     2) ALL applications' bit formats (linux, Cadence and Python) MUST agree.  All either 32bit or 64bit.  If any one

    is off, Cadence device creation just fails with no discernable Warning or Error message.

    And that's it.  I'm up and running.

    Thanks again,

    Eddie

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information