Stats

  • Locked Locked
  • Replies 7
  • Subscribers 128
  • Views 19315
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

iPDK from TSMC 28nm pcell problems

Luc Laeveren

Hi,

We're having difficulties with the usage of the two TMSC 28nm iPDK's in Cadence:

iPDK_CRN28HPL_v0.3_2a_20110715_all.tar.gz and t-n28-cr-sp-003-w1_1_0b_20110620.zip

During instantiating of a PCELL in layout XL we get following warning:
*WARNING* (DB-220704): The Pcell super master: tsmcN28/nch_mac/layout is not a SKILL super master.The usage of non-SKILL Pcells in Virtuoso is not a supported feature.

Though it's only a warning, no layout is created, only a red square is visible on the layout screen.

The installation went without any problem and we're using the exact same tool version as TSMC states in the Releasenotes;

Program:        @(#)$CDS: virtuoso version 6.1.4-64b 08/02/2010 00:21 (sjfnl002) $
Sub version:        sub-version  IC6.1.4-64b.500.6  (64-bit addresses)

I presume this has something to do with the phycells vs skill pcells? Do I need additional installation scripts or tools?

  • Quek

    Hi Luc Laeveren

    Actually TSMC iPDK for 28nm comes with both python-based pcells and SKILL-based pcells. You should not have a problem if you switch to SKILL-based pcells. : )

    Best regards
    Quek

  • Luc Laeveren

    Dear Quek,

    Thanks for the answer. During installation I can only select PYCELL.

    *Available PDK types:
    ************** Please choose PDK type  ***********************
       1 - PyCell             : support multi-platform
                                Cadence/Synopsys/SpringSoft/Magma/Mentor
    ==============================================================
    Please enter your choice:

    Do I need to do the switch later on? Or within Virtuoso?

    Kind regards, luc

  • Andrew Beckett
    Luc,

    You should contact TSMC - they should supply the files for the SKILL version on request. That way you're not limiting the capability of the tools and are avoiding any support difficulties.

    Regards,

    Andrew
  • Luc Laeveren

    Thanks Andrew,

    Request is already sent to TSMC.

    Kind regards, Luc

  • berndf

     If you are going to use Python based parametrized layout cells form Ciranova in Cadence Virtuoso you either

    need to point to a Ciranova Plugin or to a Ciranova Pyros installation otherwise the PyCells will not be evaluated.

     

    Bernd 

  • JukeBox
    Hi, I am using SKILL based pcells.There are two things that I would like to clarify.Firstly,I am not able to instantiate the layouts of any cell.I don't think that should happen.Secondly,if I try to change the 'w' or 'l' of any MOS , the changes are not being reflected in the schematic.What am I missing?
  • Quek

    Hi Shruti

    This thread has already ended in 2011. Would you please kindly post your questions in a new thread? This would also help us to focus on only your issue.

    Thanks
    Quek

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.