• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. iPDK from TSMC 28nm pcell problems

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 128
  • Views 19318
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

iPDK from TSMC 28nm pcell problems

Luc Laeveren
Luc Laeveren over 13 years ago

Hi,

We're having difficulties with the usage of the two TMSC 28nm iPDK's in Cadence:

iPDK_CRN28HPL_v0.3_2a_20110715_all.tar.gz and t-n28-cr-sp-003-w1_1_0b_20110620.zip

During instantiating of a PCELL in layout XL we get following warning:
*WARNING* (DB-220704): The Pcell super master: tsmcN28/nch_mac/layout is not a SKILL super master.The usage of non-SKILL Pcells in Virtuoso is not a supported feature.

Though it's only a warning, no layout is created, only a red square is visible on the layout screen.

The installation went without any problem and we're using the exact same tool version as TSMC states in the Releasenotes;

Program:        @(#)$CDS: virtuoso version 6.1.4-64b 08/02/2010 00:21 (sjfnl002) $
Sub version:        sub-version  IC6.1.4-64b.500.6  (64-bit addresses)

I presume this has something to do with the phycells vs skill pcells? Do I need additional installation scripts or tools?

  • Cancel
Parents
  • JukeBox
    JukeBox over 9 years ago
    Hi, I am using SKILL based pcells.There are two things that I would like to clarify.Firstly,I am not able to instantiate the layouts of any cell.I don't think that should happen.Secondly,if I try to change the 'w' or 'l' of any MOS , the changes are not being reflected in the schematic.What am I missing?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • JukeBox
    JukeBox over 9 years ago
    Hi, I am using SKILL based pcells.There are two things that I would like to clarify.Firstly,I am not able to instantiate the layouts of any cell.I don't think that should happen.Secondly,if I try to change the 'w' or 'l' of any MOS , the changes are not being reflected in the schematic.What am I missing?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information