• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Does PNOISE sim of a sample & hold circuit include clock...

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 5471
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Does PNOISE sim of a sample & hold circuit include clock jitter effect?

peter6g
peter6g over 13 years ago

I'm doing a time domain PNOISE sim of a sample and hold circuit with clock buffers.  Do the noise results include clock jitter due to the clock buffers?

  • Cancel
Parents
  • peter6g
    peter6g over 13 years ago

    Hi Andrew,

     But since the sampling clock thru the clock buffers "holds" the output of the sample and hold circuit, doens't jitter change the PSS result of the held output voltage?  It seems that sampling clock jitter and its effect of causing the held output voltage value to change is antithetic to what PSS is about, which is to converge to a periodic steady state solution.  And if what I've said is correct, then PNOISE would not account for the error voltage caused by clock jitter at the output of the sample and hold circuit. 

     Thanks.

    Peter

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • peter6g
    peter6g over 13 years ago

    Hi Andrew,

     But since the sampling clock thru the clock buffers "holds" the output of the sample and hold circuit, doens't jitter change the PSS result of the held output voltage?  It seems that sampling clock jitter and its effect of causing the held output voltage value to change is antithetic to what PSS is about, which is to converge to a periodic steady state solution.  And if what I've said is correct, then PNOISE would not account for the error voltage caused by clock jitter at the output of the sample and hold circuit. 

     Thanks.

    Peter

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information