Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 13771
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IBM_PDK 7RF, IC6.14, Extraction of circuit

Kabal

Do i need to use Assura4.1 for extraction? Or it is only for LVS and DRC?

Usually in an old IC5.141 we just clicked Verify->Extract, and then there was extract rule, i beleive from Diva, so thats how it worked.

 

How to extract a layout in IC6.14 with Assura4.1 installed? 

 I already succeeded in schematics of simple inverter and its simulation with spectre (MMSIM10). Now im just trying to extract basic nmos and pmos layed out in Layout XL.

 

In my kit, i see extract4,5,6,7.rul files. But none of them are recognized by the tool. so i believe things must be done in a different way, any ideas abouot that?

 

thank you.

Parents
  • Andrew Beckett

    The Verify->Extract approach you were talking about was indeed Diva. 

    It depends on the PDK (and I don't know the details for the specific PDK you're using - you would be best asking the provider of the PDK - presumably IBM), but it appears that the extractN.rul files you are talking about are the rules needed for the extraction part of LVS for Assura. I suspect that the number refers to the top metal layer, so depends on which metal stack you're using, maybe. This extraction is to take care of the designed devices (not parasitics).

    Once you have it LVS'd, you should be able to run QRC (formerly this would have been Assura RCX, but that is obsolete now) starting from the LVS results. This will extract the parasitics you want. I would imagine the PDK has some documentation telling you the expected flow - so I'd start from there, and if not contact IBM or whoever you got it from. Sometimes there are folks from IBM on this forum, or you may find somebody familiar with the particular PDK you're referring to who can give more specific advice.

    Regards,

    Andrew.

Reply
  • Andrew Beckett

    The Verify->Extract approach you were talking about was indeed Diva. 

    It depends on the PDK (and I don't know the details for the specific PDK you're using - you would be best asking the provider of the PDK - presumably IBM), but it appears that the extractN.rul files you are talking about are the rules needed for the extraction part of LVS for Assura. I suspect that the number refers to the top metal layer, so depends on which metal stack you're using, maybe. This extraction is to take care of the designed devices (not parasitics).

    Once you have it LVS'd, you should be able to run QRC (formerly this would have been Assura RCX, but that is obsolete now) starting from the LVS results. This will extract the parasitics you want. I would imagine the PDK has some documentation telling you the expected flow - so I'd start from there, and if not contact IBM or whoever you got it from. Sometimes there are folks from IBM on this forum, or you may find somebody familiar with the particular PDK you're referring to who can give more specific advice.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.