analog-mixed signal simulation with verilog-a vhdl and circuit components

 Hello,

 I´m working on a mixed signal circuit with several circuit compnents on transistor level and some digial compnents in vhdl. The latter will be transferred into a digital layout with standard cells.

 My hole test surrounding conatins components programmed in veriloga.

 To start I used also veriloga code for the digital components. So it was possible to use the normal spectre simulator.

Circuits with only transistorlevel components and vhdl components were simulated using the ams-simulator and that worked fine for me.But  I could not simulate circuits including the veriloga code this way.

Is there a possibility to simulate a circuit containing transistor level components, veriloa code and vhdl components? Or do I have to transfer all my veriloga components into vhdl? the problem is that mixed signal simulation takes quite long.

thanks