• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. VHDL-AMS complie error

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 15067
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VHDL-AMS complie error

sr1857
sr1857 over 13 years ago

 Dear All,

I am trying to create a testbench that includes a transducer written in VHDL-AMS and some standard components from analogLib. When I try to 'Netlist and run' a transient solution I get the following error. Could anybodypoint me in the right direction?

Many thanks,

Sunil.

file: /usr/local/cds-een/cadence/ius/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ConnRules_18V_basic/connect/verilog.vams
ncvlog: *E,DLPAKW: Attempt to write connect connectLib.ConnRules_18V_full_fast:connect (VST) into a read-only library.
    connect connectLib.ConnRules_18V_full_fast:connect

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Sunil,

    How are  you running the simulation? Is it from the Hierarchy Editor AMS Plugin? Is it from the Analog Design Environment (with ams as the simulator)? If in ADE are you using the "cell-based" or "OSS/irun" based flow (Simulation->Netlist and Run options)? Which version of the IC tools are you using (About->Help in the CIW) and which version of the simulator are you using? (ncsim -version will tell you).

    As mentioned in the forum guidelines, providing this information helps anyone responding here give you a more focussed answer.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Sunil,

    How are  you running the simulation? Is it from the Hierarchy Editor AMS Plugin? Is it from the Analog Design Environment (with ams as the simulator)? If in ADE are you using the "cell-based" or "OSS/irun" based flow (Simulation->Netlist and Run options)? Which version of the IC tools are you using (About->Help in the CIW) and which version of the simulator are you using? (ncsim -version will tell you).

    As mentioned in the forum guidelines, providing this information helps anyone responding here give you a more focussed answer.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information