Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 15056
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VHDL-AMS complie error

sr1857

 Dear All,

I am trying to create a testbench that includes a transducer written in VHDL-AMS and some standard components from analogLib. When I try to 'Netlist and run' a transient solution I get the following error. Could anybodypoint me in the right direction?

Many thanks,

Sunil.

file: /usr/local/cds-een/cadence/ius/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ConnRules_18V_basic/connect/verilog.vams
ncvlog: *E,DLPAKW: Attempt to write connect connectLib.ConnRules_18V_full_fast:connect (VST) into a read-only library.
    connect connectLib.ConnRules_18V_full_fast:connect

 

  • Sunil,

    How are  you running the simulation? Is it from the Hierarchy Editor AMS Plugin? Is it from the Analog Design Environment (with ams as the simulator)? If in ADE are you using the "cell-based" or "OSS/irun" based flow (Simulation->Netlist and Run options)? Which version of the IC tools are you using (About->Help in the CIW) and which version of the simulator are you using? (ncsim -version will tell you).

    As mentioned in the forum guidelines, providing this information helps anyone responding here give you a more focussed answer.

    Regards,

    Andrew.

  • Hi Andrew,

    Many thanks for your reply. I use the Hierarchy Editor to initialize the AMS enviornment (Plugin>AMS then AMS>Initialize).Then I go to the Schematic Editor and open the ADE and run the simulation from there. I am using cell-based flow.The IC tools version is IC6.1.3.1.

     Any comments would be much appreciated.

    Regards,

    Sunil.

  • Sunil,

    This generally means that your INCISIVE (or IUS) installation was not configured properly, but all you should need to do is add this to your cds.lib :

    ASSIGN AllLibs TmpRootDir path

    where path is the path to a writeable directory, typically under your working directory. This allows compilation of readonly stuff to go into that directory. 

    You could make it more specific by using:

    ASSIGN connectLib TMP path

    which means it will do it for just connectLib.

    You don't normally need to use the HED plugin and ADE - it would be one or the other.

    Andrew.

  •  Great! Thanks Andrew. I'll try this right away.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.