Stats

Locked Locked
Replies 4
Subscribers 125
Views 15063
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VHDL-AMS complie error

Dear All,

I am trying to create a testbench that includes a transducer written in VHDL-AMS and some standard components from analogLib. When I try to 'Netlist and run' a transient solution I get the following error. Could anybodypoint me in the right direction?

Many thanks,

Sunil.

file: /usr/local/cds-een/cadence/ius/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ConnRules_18V_basic/connect/verilog.vams
ncvlog: *E,DLPAKW: Attempt to write connect connectLib.ConnRules_18V_full_fast:connect (VST) into a read-only library.
connect connectLib.ConnRules_18V_full_fast:connect

Parents

sr1857 over 13 years ago

Great! Thanks Andrew. I'll try this right away.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

sr1857 over 13 years ago

Great! Thanks Andrew. I'll try this right away.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.