• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. decoder implementation problem

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 20932
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

decoder implementation problem

kpkp
kpkp over 13 years ago
Hi all,
I want to implement analog 5 to 32 decoder in cadence virtuoso schematic editor. I have made 5 to 32 decoder using one 2-4 decoder and four 3-8 decoders. But at the time of simulation, I am getting an error saying that "some branches form rigid loops when connected to circuit"... I have attached all the schematics and error report herewith...Please help me if anybody can solve this...
Thanks in advance...
 
  • 3to8.png
  • View
  • Hide
  • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    The message means that you have two voltage sources or inductors in parallel, most likely.

    There were no attachments, so it's hard to tell...

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kpkp
    kpkp over 13 years ago
    Thanx I have attached 3 to 8 decoder schematic in my post and here I am attaching 2 to 4 decoder...Please tell me what's the problem actually in my design...
    • 2to4.png
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kpkp
    kpkp over 13 years ago

    5 to 32 decoder

     

     

    • 5to32.png
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kpkp
    kpkp over 13 years ago
    When i simulated 5 to 32 decoder, I got error. I have attached its snap here...
    • error.png
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

     OK, it's very simple. You have multiple sources for vdd in parallel. Since the voltage source is not part of the design, but part of the testbench, don't put it in the design schematics (you can't lay out the voltage source, after all). 

    Since your supply nets are global, you just need one vdd source at the top level from vdd! to ground, and then all will be OK.

    Whilst in theory you might think that it shouldn't matter having all these sources in parallel (since they are the same voltage), the more general problem is that this would lead to an unsolveable matrix (if they were slightly different voltages, say).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kpkp
    kpkp over 13 years ago
    Thanks a lot sir....
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information