• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to integrate a full-custom designed layout with a semi...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 14948
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to integrate a full-custom designed layout with a semi-custom designed microprocessor.

Thommandram
Thommandram over 13 years ago

Hello,

can someone tell me how to attach a memory/register file layout designed in(cadence virtuoso) with a Semi-Custom / Auto generated layout of a Microprocessor(the logic synthesis is to be done in rtl compiler and soc encounter is the pnr tool i use)?

I am using rtl compiler- physical, soc encounter. Just need help on what design flow to be followed. suggest/ give some ideas please.. 

  • Cancel
Parents
  • Quek
    Quek over 13 years ago

    Hi Thommandram

    The traditional way of mixed-signal layout integration is to export gds and physical verilog netlist from Encounter. The gds file is then re-imported into Virtuoso and added into the top level layout. The physical verilog netlist is used for top level LVS together with the schematic/netlist for the rest of the blocks.

    With the introduction of openAccess, we no longer need to do gds translation. Please see COS solution 11736956 for more details on how to convert a LEF-based design to openAccess.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 13 years ago

    Hi Thommandram

    The traditional way of mixed-signal layout integration is to export gds and physical verilog netlist from Encounter. The gds file is then re-imported into Virtuoso and added into the top level layout. The physical verilog netlist is used for top level LVS together with the schematic/netlist for the rest of the blocks.

    With the introduction of openAccess, we no longer need to do gds translation. Please see COS solution 11736956 for more details on how to convert a LEF-based design to openAccess.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information