• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Does Cadence 6.1.5 support SpectreVerilog simulator?

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 13659
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Does Cadence 6.1.5 support SpectreVerilog simulator?

ericliu
ericliu over 13 years ago

 I recently switched from Cadence 5 to Cadence6.1.5. Someone told me that mixed-signal simulation using SpectreVerilog is not supported in Cadence 6. Is that true? So what are the supported simulators in Cadence 6.1.5. What is the best (fastest) simulator to simulate a design which contains both schematic and verilog blocks. Many thanks.

  • Cancel
Parents
  • Awais107
    Awais107 over 11 years ago
    Hi Quek, Can I use spectre Verilog in IC615? Is there any tutorial available.? I want to test a simple 8bit adder (RTL) using ideal_adc and ideal_dac to verify its working in virtuoso. I am having following error at simulation phase. ************************************************ Transient Analysis `tran': time = (0 s -> 10 ms) ************************************************ Error found by spectre during initialization. ERROR (SPECTRE-16325): Error while starting the attached simulator. The verilog code I am using is pretty much simple (I am doing some basic mistake at simulation level) Awais
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Awais107
    Awais107 over 11 years ago
    Hi Quek, Can I use spectre Verilog in IC615? Is there any tutorial available.? I want to test a simple 8bit adder (RTL) using ideal_adc and ideal_dac to verify its working in virtuoso. I am having following error at simulation phase. ************************************************ Transient Analysis `tran': time = (0 s -> 10 ms) ************************************************ Error found by spectre during initialization. ERROR (SPECTRE-16325): Error while starting the attached simulator. The verilog code I am using is pretty much simple (I am doing some basic mistake at simulation level) Awais
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information