Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 14041
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Assura QRC fail

mailavj

Hello

 

I have designed a differential amplifier, coded the schematics, finished the layout, completed DRC, executed LVS successfully

But when i  try to extract the layout using Assura QRC, It fails every time. I have attached the log file

What i understand is it consumes all the disk space ( i tried with bigger disks, but no help)

Please advise

Thanks in advance

Warm regards

Aravind 

Parents
  • mailavj

    Hello Quek

     

    Thak you very much for the reply

    It solved all my problems

    Now extracted schematics is out

     

    Warm regards

    Aravind 

Reply
  • mailavj

    Hello Quek

     

    Thak you very much for the reply

    It solved all my problems

    Now extracted schematics is out

     

    Warm regards

    Aravind 

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.