Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 1939
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Parasitic devices/probes in the schematic --> How to fix the layout connectivity (flightlines) in VXL?

Wim Verhaegen

Hi all,

We are using multiple parasitic elements or simulation probes in our schematics. We are using the "lvsIgnore" and the "lxRemoveDevice" statements to filter them out when creating the cdl netlist. What happens is the netlist will ignore these devices en shorts both of their terminals.

When we generate the layout from source in VXL, we would like it to do the same...The devices aren't generated but the terminals are still seen as two different nets...

What can we do?

Best regards

Wim Verhaegen

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.