• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Custom Netlisting in ADE

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 13188
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Custom Netlisting in ADE

GaneshShamnur
GaneshShamnur over 13 years ago

Hi,

Below is my question regarding custom netlisting in ADE.

I have a simulatable design in ADE which is: Testbench( DUT + Stimulus) + Analysis( say tran) + Model-files being attached+ Save signals mentioned.

My requirement is to dump a netlist file with only circuit aspect of it ( only Testbech+Model-files) but not stimulus ( i.e Analysis and Save statements discarded) in it. Is there a way to do it ?

Even if it would require some amount of SKILL or OCEAN automation, I am fine to accept the solution. However, if ADE has a direct means to do so, I would very glad to recieve the solution.

Thanks,

Ganesh

  • Cancel
  • SharksFan
    SharksFan over 13 years ago

    Hi Ganesh,

    By a simulatable design, I assume you mean that you have an input.scs (assuming Spectre as your simulator).  The input.scs file resides in the <cell>/<simulator>/<view>/netlist directory of your projectDir (envGetVal("asimenv.startup" "projectDir").  If you look at the netlist file in that same directory, you should find just the connectivity only data, but this lacks the model definitions.  Does this help you?

     SharksFan

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    And if you really want the model files that will be included, they're in a file called ".modelFiles" in the netlist directory (for spectre, at least).

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • GaneshShamnur
    GaneshShamnur over 13 years ago

    Yes SharksFan, Andrew,

    When I meant 'simulatable design', I meant it as a design that could be simulatable from ADE, dumping 'input.scs' in the netlist directory etc.

    To elaborate more on my question, I would want to have a file similar to 'input.scs' where 'control/stimulus' statements are absent. A kind of ( netlistHeader + netlist) without netlistFooter contents. ( My end intensions are to have a file which has PURE circuit information, no trans, no save etc).

     Thanks,
    Ganesh

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    You could always create the netlist without defining any of the analyses, and disabling all the save statements from the Options->Save All. Or produce the netlist you want by concatenating the pieces in the netlist directory.

    But there's nothing that will produce the precise combination you want.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information