• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Custom Netlisting in ADE

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 13191
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Custom Netlisting in ADE

GaneshShamnur
GaneshShamnur over 13 years ago

Hi,

Below is my question regarding custom netlisting in ADE.

I have a simulatable design in ADE which is: Testbench( DUT + Stimulus) + Analysis( say tran) + Model-files being attached+ Save signals mentioned.

My requirement is to dump a netlist file with only circuit aspect of it ( only Testbech+Model-files) but not stimulus ( i.e Analysis and Save statements discarded) in it. Is there a way to do it ?

Even if it would require some amount of SKILL or OCEAN automation, I am fine to accept the solution. However, if ADE has a direct means to do so, I would very glad to recieve the solution.

Thanks,

Ganesh

  • Cancel
Parents
  • GaneshShamnur
    GaneshShamnur over 13 years ago

    Yes SharksFan, Andrew,

    When I meant 'simulatable design', I meant it as a design that could be simulatable from ADE, dumping 'input.scs' in the netlist directory etc.

    To elaborate more on my question, I would want to have a file similar to 'input.scs' where 'control/stimulus' statements are absent. A kind of ( netlistHeader + netlist) without netlistFooter contents. ( My end intensions are to have a file which has PURE circuit information, no trans, no save etc).

     Thanks,
    Ganesh

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • GaneshShamnur
    GaneshShamnur over 13 years ago

    Yes SharksFan, Andrew,

    When I meant 'simulatable design', I meant it as a design that could be simulatable from ADE, dumping 'input.scs' in the netlist directory etc.

    To elaborate more on my question, I would want to have a file similar to 'input.scs' where 'control/stimulus' statements are absent. A kind of ( netlistHeader + netlist) without netlistFooter contents. ( My end intensions are to have a file which has PURE circuit information, no trans, no save etc).

     Thanks,
    Ganesh

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information