• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Shift register random initialization - how to proceed ?

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 129
  • Views 3168
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Shift register random initialization - how to proceed ?

Pavel47
Pavel47 over 13 years ago

Hello,

For my testbench I need some custom shift register, that randomly initialized. Here below is its code.

Compilation passes, but elaboration doesn't.

Any solution ?

Thanks in advance.

Pavel.

 module Pixel_v0 (input Din, CLK, output Dout );
   parameter SEED = 33;
   reg [15:0] DATA;
   assign Dout = DATA[15];

   initial DATA = random(SEED);

   generate
      genvar  i;
      for (i = 0; i < 15; i=i+1) begin: DFF
     if (i==0)
       always @(posedge CLK)
         DATA[i] <= Din;
     always @(posedge CLK)
       DATA[i+1] <= DATA[i];
      end
   endgenerate

endmodule

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Not really the best forum for a Verilog question, but I should be able to answer it. First it's $random, and secondly the seed has to be an integer, a reg,  or a time variable (according to the 1364-2001 LRM). So this compiles and elaborates:

       integer INTSEED=SEED;
       assign Dout = DATA[15];

       initial DATA = $random(INTSEED);

    If this doesn't answer your question, I'll shift it to the right forum.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    Not really the best forum for a Verilog question, but I should be able to answer it. First it's $random, and secondly the seed has to be an integer, a reg,  or a time variable (according to the 1364-2001 LRM). So this compiles and elaborates:

       integer INTSEED=SEED;
       assign Dout = DATA[15];

       initial DATA = $random(INTSEED);

    If this doesn't answer your question, I'll shift it to the right forum.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information