• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. gen form source issue

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 14125
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

gen form source issue

Rojalin
Rojalin over 13 years ago

hi,

I have two blocks in my schematic.

When i do gen form source in XL it is putting both blocks.

both the blocks are having connectivity with the schematic but the pins of one block is not having connectivity.

In CIW it is giving warning like below

“Cannot create instance terminal on layout instance '|i0' because the instance master 'MIX_SIG/opamp_a1p8/layout' does not have a corresponding terminal 'biasn_lvgen'”.

can someone help.

Thanks 

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    The message is pretty clear - it's telling you that there's no terminal (i.e. no pin) called biasn_lvgen in the opamp_a1p8 layout. Presumably you have an instance of this opamp in your design, and when the gen from source is done, it needs to assign the appropriate connectivity on each terminal of the resulting instance in the layout. The instance in the schematic will have connections to each terminal on the placed symbol; when the corresponding opamp layout is placed in your generated layout, it needs to know how to connect up each of those pins - if there's no pin on the opamp layout, it can't connect to it.

     So something is wrong with the layout of your opamp_a1p8; it's missing a pin.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 13 years ago

    The message is pretty clear - it's telling you that there's no terminal (i.e. no pin) called biasn_lvgen in the opamp_a1p8 layout. Presumably you have an instance of this opamp in your design, and when the gen from source is done, it needs to assign the appropriate connectivity on each terminal of the resulting instance in the layout. The instance in the schematic will have connections to each terminal on the placed symbol; when the corresponding opamp layout is placed in your generated layout, it needs to know how to connect up each of those pins - if there's no pin on the opamp layout, it can't connect to it.

     So something is wrong with the layout of your opamp_a1p8; it's missing a pin.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information