• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Unbound pin error from Assura LVS after P&R

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 129
  • Views 5233
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unbound pin error from Assura LVS after P&R

bjbit
bjbit over 12 years ago

Hi,

When I do Assura LVS on the layout I got from P&R Encounter, the "unbound pins" error appears in the report. As the attached picture shows, the net marked as green color in both schematic and layout looks matching well. But it seems LVS cannot specify the pin ports from the instance of the standard cell layout? Can I ignore this error and trust that schematic and layout actually match? Thanks in advance.

Best regard, 

  • unboundpin.PNG
  • View
  • Hide
  • Cancel
Parents
  • berndfi
    berndfi over 12 years ago

    Check if your layout pins are in the correct format
    to get properly recognized by your Assura LVS.
    If you exchange the data from Encounter to Virtuoso in GDSII
    format your pins are most likely only defined as labels over the
    interconnects. This may work for a LVS run on GSDII layout basis,
    but probably not for a LVS on the Virtuoso layout database.

    If this is the case you can try the utility ‘Create Pins From Labels’,
    to get the pins in the proper form.
    From the layout window ‘Tools -> Create Pins From Labels’.

    Bernd

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • berndfi
    berndfi over 12 years ago

    Check if your layout pins are in the correct format
    to get properly recognized by your Assura LVS.
    If you exchange the data from Encounter to Virtuoso in GDSII
    format your pins are most likely only defined as labels over the
    interconnects. This may work for a LVS run on GSDII layout basis,
    but probably not for a LVS on the Virtuoso layout database.

    If this is the case you can try the utility ‘Create Pins From Labels’,
    to get the pins in the proper form.
    From the layout window ‘Tools -> Create Pins From Labels’.

    Bernd

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information