Stats

  • Locked Locked
  • Replies 4
  • Subscribers 129
  • Views 5235
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unbound pin error from Assura LVS after P&R

bjbit

Hi,

When I do Assura LVS on the layout I got from P&R Encounter, the "unbound pins" error appears in the report. As the attached picture shows, the net marked as green color in both schematic and layout looks matching well. But it seems LVS cannot specify the pin ports from the instance of the standard cell layout? Can I ignore this error and trust that schematic and layout actually match? Thanks in advance.

Best regard, 

Parents
  • Sorry guys I should have posted a update that I already figured this out. The encounter automatically adds net names on label layers, and Assura LVS treats them as pins, which caused pin mismatch. Thanks all the same. Best regards,
Reply
  • Sorry guys I should have posted a update that I already figured this out. The encounter automatically adds net names on label layers, and Assura LVS treats them as pins, which caused pin mismatch. Thanks all the same. Best regards,
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.