• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Glitch(Spike) in the output..

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 3737
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Glitch(Spike) in the output..

Raki87
Raki87 over 12 years ago
Hello..I am new to cadence, I was trying to simulate the simple 'd' latch using cadence, but i noticed that there is a spike in the output going above my supply voltage and below the ground level( i have rise and fall time of clock and D input as 5 ns). When i increase the rise time and fall time of my clock(D) the glitch is reduced, but my fellow students who use the same version of the cadence, are getting the correct output even for rise , fall time of 5n sec. i get this glitch only when i simulate the schematic and not in layout simulation.. Is there anythin i missed in my transient analysis? because of this glitch my desired attributes are not met, please suggest me a way out..Thanks!
  • Cancel
Parents
  • grasshopper
    grasshopper over 12 years ago

     Hi Raki87,

     can you please clarify what tools are you using? As far as RTL synthesis is concerned, most if not all synthesis tools in the market place do not perform any glitch mitigation so it is left to user to design circuity that is glitch tolerant. In fact, this is one of the reasons, why most synthesis tools are meant to be used for synchronous design and not asynchronous design. Glitches in such cases would lead to hazards, etc.

     gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • grasshopper
    grasshopper over 12 years ago

     Hi Raki87,

     can you please clarify what tools are you using? As far as RTL synthesis is concerned, most if not all synthesis tools in the market place do not perform any glitch mitigation so it is left to user to design circuity that is glitch tolerant. In fact, this is one of the reasons, why most synthesis tools are meant to be used for synchronous design and not asynchronous design. Glitches in such cases would lead to hazards, etc.

     gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information