Stats

Locked Locked
Replies 1
Subscribers 125
Views 759
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Accessing models file "section" in verilog code.

Does anyone know how to access the models file "section" from within a verilog model? I'd like to make a model that is aware of the process corner being simulated to adjust circuit parameters.

Parents

Andrew Beckett over 12 years ago

Do you mean verilog, or Verilog-A? Either way, this is not that straightforward - you would probably have to have a parameter which varied over the corners, and then pass that into an instance of your Verilog-A/Verilog-AMS model.
Regards,
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Andrew Beckett over 12 years ago

Do you mean verilog, or Verilog-A? Either way, this is not that straightforward - you would probably have to have a parameter which varied over the corners, and then pass that into an instance of your Verilog-A/Verilog-AMS model.
Regards,
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.