Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 13270
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Query in Naming in schematic and layout

BB11

Hello 

 

I have a question regarding naming conventions in layout and schemtics. Suppose I use vdd! and vss! to represent in my layout for vdd and gnd. When i run a testbench simulation, i assign the local value vdd! to the master value vdd. But i still see that my ouput is not as expected. Could anyone help me with this?

Thanks

 

BB

Parents
  • BB11

    Hi Andrew

    Sorry for the lesser details. I am using spectre.I have a problem to use global power and ground in Cadence6.

    I use vdd! and vss! in my schematics. They are recognized in different hierarchy in schematic simulation, so no problem. However, they are a problem when I would like to run a testbench simulation. 
    Either I use  vdd and gnd symbols and directly connects to a block of the circuit or another way is giving pins and name them vdd! and gnd!. In either way, there will be no physical nodes to connect to a power source and ground. There is no problem with spectere simulaion, but when I try to run a testbench simulation the problem arises.

     I know there is some method where in the testbench simulation ,I edit the properties of the symbol and use netset and assign them to vdd and gnd. But when i tried this with the inverter the expected inverter output is not seen.

     Could you please tell me the steps as in how assign the local values to the global ones?

    Kind Regards

    BB

     

     

     

Reply
  • BB11

    Hi Andrew

    Sorry for the lesser details. I am using spectre.I have a problem to use global power and ground in Cadence6.

    I use vdd! and vss! in my schematics. They are recognized in different hierarchy in schematic simulation, so no problem. However, they are a problem when I would like to run a testbench simulation. 
    Either I use  vdd and gnd symbols and directly connects to a block of the circuit or another way is giving pins and name them vdd! and gnd!. In either way, there will be no physical nodes to connect to a power source and ground. There is no problem with spectere simulaion, but when I try to run a testbench simulation the problem arises.

     I know there is some method where in the testbench simulation ,I edit the properties of the symbol and use netset and assign them to vdd and gnd. But when i tried this with the inverter the expected inverter output is not seen.

     Could you please tell me the steps as in how assign the local values to the global ones?

    Kind Regards

    BB

     

     

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.