• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Pnoise analysis

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 128
  • Views 18546
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Pnoise analysis

Jithin
Jithin over 12 years ago

Hi,

I have been designing a PLL which gives an output frequency in the range (400-500)MHz to the reference input frequency of (20-25)MHz.So for doing the pnoise analysis I have added the PSS as well as  Pnoise analysis

I have  made the following as setup for the analysis for a frequency of 500MHz. I have chosen 1) shooting method instead of harmonic balance 2)beat frequency to be the output of the divider (divider ratio is 20) that is 25MHz and also output of the PLL is selected as divider out in Pnoise tab. But it seems that the PSS is not converging and thus pnoise is failing.

So please direct me with the procedure for PSS as well as Pnoise for a PLL not for VCO alone.   

  • Cancel
Parents
  • Frank Wiedmann
    Frank Wiedmann over 11 years ago

    Hi Ben,

    I suggest that you take a look at the PLL Verification Workshop, which is available for download at http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=wp;q=ProductInformation/Custom_IC_Design/ApplicationPackages/CIC_RAK_Home.htm (an ADC Verification Workshop can also be downloaded there).

    Best regards,

    Frank

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Frank Wiedmann
    Frank Wiedmann over 11 years ago

    Hi Ben,

    I suggest that you take a look at the PLL Verification Workshop, which is available for download at http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=wp;q=ProductInformation/Custom_IC_Design/ApplicationPackages/CIC_RAK_Home.htm (an ADC Verification Workshop can also be downloaded there).

    Best regards,

    Frank

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information