Stats

  • Locked Locked
  • Replies 9
  • Subscribers 127
  • Views 21925
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Global signals and spiceIn

kvntien

Hi all,

I am trying to import a CDL netlist using Spice In to generate a schematic view. However, I would like to keep the VDD and VSS pins local. When the import process calls conn2sch, conn2sch insists on appending a '!' to those net names because it thinks they should be global...

In my CDL netlist, there is no *.GLOBAL or *.PIN control statement, and the subcircuit header reads as

.SUBCKT cell1 Y VDD VSS A

I generated just a netlist view and sure enough the VDD and VSS signals in the view have isGlobal set to 't'. Where does this occur in the translation process, and how can I prevent that from happening?

 Thanks!

-Kevin 

Parents
  • Sorry to keep adding, this is just quite an annoyance to me. Is it possible that the version of Assura we have affects this? Is the parser that Spice In uses tied to the physical install of Assura, or is it internal to IC615? Thanks, Kevin
Reply
  • Sorry to keep adding, this is just quite an annoyance to me. Is it possible that the version of Assura we have affects this? Is the parser that Spice In uses tied to the physical install of Assura, or is it internal to IC615? Thanks, Kevin
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.