• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. adding ahdl parameters to schematic

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 124
  • Views 14827
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

adding ahdl parameters to schematic

archive
archive over 18 years ago

I want to include parameters, i.e. module parameters to the schematic. The schematic is 1 level above the ahdl code and the simulator is supposed to simulate it using the ahdl code.
However when I include the parameters in the code and use the ahdl parser, it complains that it cannot find the declaration of those parameters anywhere.
Is there a way in which we can specify those parameters which the module might be needing in the schematic/symbol itself so that when a new cell ahdl view is generated based on it, the parameters are already included in the code..

Hoping to hear from u,

Aijaz.


Originally posted in cdnusers.org by aijazbaig1
  • Cancel
Parents
  • archive
    archive over 17 years ago

    If you define parameters in Verilog-A, their values can be overridden from the symbol on the schematic. The Verilog-A code will not be changed but instead, the schematic value will override the default value in each instantiation line in the netlist.

    To see this in action, create a new Verilog-A cell and look at the CDF from CIW->Tools->CDF->Edit.

    Regards,

    Samir Jafferali


    Originally posted in cdnusers.org by AMSamirj
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    If you define parameters in Verilog-A, their values can be overridden from the symbol on the schematic. The Verilog-A code will not be changed but instead, the schematic value will override the default value in each instantiation line in the netlist.

    To see this in action, create a new Verilog-A cell and look at the CDF from CIW->Tools->CDF->Edit.

    Regards,

    Samir Jafferali


    Originally posted in cdnusers.org by AMSamirj
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information