• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Need workaround for duplicate veriloga module name issu...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 15019
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Need workaround for duplicate veriloga module name issue

JKupanna
JKupanna over 11 years ago

Hi,

For some reason I'm including the same model file twice in a spectre simulation. In that .scs file I have a ahdl_include statement that includes a varilog-a model. Now because I'm loading this file twice, It is throwing an error saying that

"A built-in or regular master with name xyz already exists, cannot create an alias master with same name"

 Is there a option similar to duplicate_subckt=warning for verilog-a model.

 Thanks,

Jagadish 

  

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Jagadish,

    Which version of spectre are you using? ("spectre -W" will tell you, or it's at the top of the output file that spectre produces).

    For me, I have a module called forum which I ahdl_include twice, and I get:

    Warning from spectre during circuit read-in.
        WARNING (SFE-2654): VerilogA module `forum' override primitive/(verilogA module) `forum'.

    That said, there is an option, duplicate_module which controls this. If set to error, it errors out. According to spectre -h options, error should be the default, but it appears to actually warn for me.

    This option was introduced in MMSIM12.1 ISR13 (the latest hotfix). Before that (as far as I can tell) it didn't tell you anything about duplicates. 

    Maybe your module name is using a reserved name? Not sure...

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Jagadish,

    Which version of spectre are you using? ("spectre -W" will tell you, or it's at the top of the output file that spectre produces).

    For me, I have a module called forum which I ahdl_include twice, and I get:

    Warning from spectre during circuit read-in.
        WARNING (SFE-2654): VerilogA module `forum' override primitive/(verilogA module) `forum'.

    That said, there is an option, duplicate_module which controls this. If set to error, it errors out. According to spectre -h options, error should be the default, but it appears to actually warn for me.

    This option was introduced in MMSIM12.1 ISR13 (the latest hotfix). Before that (as far as I can tell) it didn't tell you anything about duplicates. 

    Maybe your module name is using a reserved name? Not sure...

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information