• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. schematic editor question: tie two global signals toget...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 16816
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

schematic editor question: tie two global signals together

apple419
apple419 over 11 years ago

Hi, cadence virtuoso schematic editor L (615) users:

   How to tie two global signals together so that when netlist there is only one global signal name for both cases.

   For example, in my design all digital parts have ground vss! and all analog parts have ground vssa!. Since the design only has one ground pin VSS, I need to tie vss! and vssa! together to the pin VSS. This way I will not have ant LVS problem.

   I tried to do this (put symbol vss and symbol vssa on the schematic page and tie them together to the pin VSS),

   but after check and save, Cadence gave errors:

   Error: Net "vss!" shorted to net "vssa!",

   Error: Global signal "vss!" shorted to terminal "VSS".

   Does anyone have similar issues? It looks like two global nets can not be tied together. Is it right?

 

Thanks!! 

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    You cannot create a net alias between two pins, a pin and a global, or two globals. You can create them between two internal nets, a pin and an internal net or a global and an internal net (e.g. using the "patch" component from the basic library).

    You could create a "virtual" short using the cds_thru component from basic.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    You cannot create a net alias between two pins, a pin and a global, or two globals. You can create them between two internal nets, a pin and an internal net or a global and an internal net (e.g. using the "patch" component from the basic library).

    You could create a "virtual" short using the cds_thru component from basic.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information