Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 17674
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Fabrication issue in Virtuoso layout design.

bjstroll

Hi,

In virtuoso, there is select layer over active layer to identify the tpye of the active layer, along with related design rules (like select layers can not overlap).

My question is when we use n-well or p-well process, we need to moderate dope our substrate to create wells first, but why there is not a select layer to identify what kind of wells we want and not related design rules?

 Regards,

stroll 

Parents

  • Hi Andrew, this is a simple nMOS (in the left) with a ptub next to it. We can see that n-active area is surrounded by a green rectangle which is n-select layer, and p-active is surrounded by an orange rectangle which is p-select layer. That's what I mean.

Reply

  • Hi Andrew, this is a simple nMOS (in the left) with a ptub next to it. We can see that n-active area is surrounded by a green rectangle which is n-select layer, and p-active is surrounded by an orange rectangle which is p-select layer. That's what I mean.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.