• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Fabrication issue in Virtuoso layout design.

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 17670
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Fabrication issue in Virtuoso layout design.

bjstroll
bjstroll over 11 years ago

Hi,

In virtuoso, there is select layer over active layer to identify the tpye of the active layer, along with related design rules (like select layers can not overlap).

My question is when we use n-well or p-well process, we need to moderate dope our substrate to create wells first, but why there is not a select layer to identify what kind of wells we want and not related design rules?

 Regards,

stroll 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Your question isn't that clear, since I don't understand what you mean by "a select layer". The one thing I will say (and maybe this will answer your question) is that if you're in an "n-well" process, then you have a p-substrate and hence you don't (normally) need p-wells (exception is if you have some kind of twin-well or triple-well process). 

    But I'm only guessing what you really mean - so maybe you can clarify your question?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • bjstroll
    bjstroll over 11 years ago

    Hi Andrew, this is a simple nMOS (in the left) with a ptub next to it. We can see that n-active area is surrounded by a green rectangle which is n-select layer, and p-active is surrounded by an orange rectangle which is p-select layer. That's what I mean.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    OK, so you're talking about "p implant" or "n implant" (sometimes called pplus or nplus). Fair enough - you have a layer to define the implant that's used on the diffusion opening (or active area).

    You typically have a layer to define nwell (or pwell, depending on the type of substrate). I don't see why you'd need two layers to describe that? So I still don't really understand your question. If your transistor is used on a p-substrate, there's no need to draw a well around an nmos transistor (but there would be around a pmos transistor).

    Note that this is nothing to do with Virtuoso at all - it's to do with how the technology has been set up and what mask layers you actually need for manufacture.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • bjstroll
    bjstroll over 11 years ago
    Yes, I am just curious about the fabrication process. What confuse me is that, you see the "implant" layer is a little bit larger than "active" layer, which I think it is because we need to choose a wider window when we implant impurities to ensure that we will completely dope the active area. So if we are using twin-tub process, is there any chance that we need similar a little larger "implant" layer for n-well and p-well, and these "implant" layers also follow certain design rules (like can not overlap between each other)?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kenambo
    kenambo over 11 years ago

     Hi stroll,

    Actually the well layer is sufficiently larger to accomadate all implants.. and these wells(if twintub) are seperated enough by FOX layer and of course these wells must be seperated to avoid undesirable current injection.. These wells ofcourse fabricated on any substrate (n or p).

    Precisely, they dont overlap..

     Regards,

    Ken

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • bjstroll
    bjstroll over 11 years ago
    Alright, I think I know what's your meaning~ Thanks a lot!
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information