Stats

Locked Locked
Replies 3
Subscribers 127
Views 14154
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ARM standard cell libraries for 65nm process, there are no schematic reps

Been out of the IC design industry for a few years, so this is new to me, how can one LVS a design when there are no schematic views for cells? How can one spectre sim a schematic that has a mix of standard cells and transistors or other blocks when no schematic view exist for standard cells.

thanks

Perry

Parents

Andrew Beckett over 11 years ago

I have no idea, as I'm not familiar with the MOSIS files. Could you ask them?
Maybe somebody else in the community who is familiar with the MOSIS kits can answer this.
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Andrew Beckett over 11 years ago

I have no idea, as I'm not familiar with the MOSIS files. Could you ask them?
Maybe somebody else in the community who is familiar with the MOSIS kits can answer this.
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.