• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. simulating verilog and schematics in spectre

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 14473
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

simulating verilog and schematics in spectre

engrMunna
engrMunna over 11 years ago

 Hi

Version use: Virtuoso IC6.1.5-64b.500.6 MMSIM 7.2

 I am simulating a verilogA deisgn along with some schematics  in spectre through analog deisgn enviroment. When i run the simulation I get the folloiwing error:

Error found by spectre during AHDL read-in.
    ERROR (VACOMP-2125): "path/cellname/veriloga/veriloga.va", near line 53: segment error for symbol: rfin
    ERROR (VACOMP-1816): Exiting AHDL compilation.

Time for Elaboration: CPU = 111.982 ms, elapsed = 121.443 ms.
Time accumulated: CPU = 3.08353 s, elapsed = 3.29656 s.
Peak resident memory used = 156 Mbytes.

spectre terminated prematurely due to fatal error.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Do you have spectre in your UNIX path and can it run? Try typing "spectre -W" from the UNIX command line that you're running virtuoso from and show what it reports.

    The "Read veriloga" bit is correct - this is how it should work.

    The netlisting error is unsurprising - if the checker doesn't run, it also can't extract the pins used in the VerilogA, and hence it doesn't 

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Do you have spectre in your UNIX path and can it run? Try typing "spectre -W" from the UNIX command line that you're running virtuoso from and show what it reports.

    The "Read veriloga" bit is correct - this is how it should work.

    The netlisting error is unsurprising - if the checker doesn't run, it also can't extract the pins used in the VerilogA, and hence it doesn't 

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information