• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. LVS Operation suddenly broke

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 14938
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS Operation suddenly broke

Kabal
Kabal over 11 years ago

I have several previously submitted (and even tested) and successfully DRC'ed/LVS'ed designs of some amplifiers etc. Now I want to perform LVS again since I want to start another design based on old one, and suddenly LVS exists with these errors:


*ERROR* cell 'ind' is not defined.
*ERROR* cell 'pcdcap' is not defined.
*ERROR* cell 'bondpad' is not defined.

I have no idea what could go wrong? Same layout was LVS'ed nicely before with inductors and with above mentioned devices.

Any ideas what exactly could break suddenly?


 

  • Cancel
Parents
  • Kabal
    Kabal over 11 years ago
    Thanks for reply,

    1) Yes, I am using Assura LVS.
    2) I am not doing blackbox LVS, I just have custom schematics with transistors and other different elements, then I export the netlist, then I pass it through the LVS script as always and export to final netlist for LVS in CDL format.

    Always been doing it and it worked, but now it does not. The funny thing is, when I try to LVS one of the inverters I have with just two transistors, it is OK. But when I try to LVS something with inductors, bondpads, caps etc.. it gives errors like I shown.

    And again, all circuits worked before, and were even manufactured and tested. Not sure what on earth could go wrong there?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kabal
    Kabal over 11 years ago
    Thanks for reply,

    1) Yes, I am using Assura LVS.
    2) I am not doing blackbox LVS, I just have custom schematics with transistors and other different elements, then I export the netlist, then I pass it through the LVS script as always and export to final netlist for LVS in CDL format.

    Always been doing it and it worked, but now it does not. The funny thing is, when I try to LVS one of the inverters I have with just two transistors, it is OK. But when I try to LVS something with inductors, bondpads, caps etc.. it gives errors like I shown.

    And again, all circuits worked before, and were even manufactured and tested. Not sure what on earth could go wrong there?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information