• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. LVS Operation suddenly broke

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 14931
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS Operation suddenly broke

Kabal
Kabal over 11 years ago

I have several previously submitted (and even tested) and successfully DRC'ed/LVS'ed designs of some amplifiers etc. Now I want to perform LVS again since I want to start another design based on old one, and suddenly LVS exists with these errors:


*ERROR* cell 'ind' is not defined.
*ERROR* cell 'pcdcap' is not defined.
*ERROR* cell 'bondpad' is not defined.

I have no idea what could go wrong? Same layout was LVS'ed nicely before with inductors and with above mentioned devices.

Any ideas what exactly could break suddenly?


 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Assuming that you're using Assura LVS (from previous posts), are you:

    1. Doing blackbox LVS?
    2. Using CDL as the netlist for the schematic side?

    Those are just the first questions that come to mind - it's hard to be sure without knowing a bit of context.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Kabal
    Kabal over 11 years ago
    Thanks for reply,

    1) Yes, I am using Assura LVS.
    2) I am not doing blackbox LVS, I just have custom schematics with transistors and other different elements, then I export the netlist, then I pass it through the LVS script as always and export to final netlist for LVS in CDL format.

    Always been doing it and it worked, but now it does not. The funny thing is, when I try to LVS one of the inverters I have with just two transistors, it is OK. But when I try to LVS something with inductors, bondpads, caps etc.. it gives errors like I shown.

    And again, all circuits worked before, and were even manufactured and tested. Not sure what on earth could go wrong there?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Can you check if those cells are missing from the CDL netlist? Are the instances there but no subckt definition?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Kabal
    Kabal over 11 years ago

    Andrew, I checked, those cells are inside the CDL netlist. I am attaching the final exported from schematics netlist for LVS.

    By the way, I noticed that there is already update available for my kit from foundry, I updated to the latest version of the kit, then I pulled up my basic inverter, exported its netlist, and DRC'ed and LVS'ed its layout, all worked! No errors!

    But now, I again go to some template frame, which has bondpads and some esd cells/clamps. And again I get errors saying bondpad not defined! It does not make any sense!

    Here is the output of LVS when it quits with error:

     Reading schematic network

     inputting netlist /media/cadence/runs/schematic/TOP_frame_template2/TOP_frame_template2.netlist.lvs

    *WARNING* *.EQUATION is not supported

    *WARNING* *.MEGA is not supported

    *WARNING* *.PIN is not supported

    *WARNING* The capability to discard or ignore devices is not available

              Therefore all devices were included in the output

              Even though no *.BIPOLAR command was found

    Reading layout network

     inputting network ./runs/LVS/TOP_frame_template2/TOP_frame_template2.ldb

    *ERROR* cell 'pcdcap' is not defined.

    *ERROR* cell 'bondpad' is not defined.


    Finished /home/soft/cadence/assura41/tools/assura/bin/nvn


    *WARNING* /home/soft/cadence/assura41/tools/assura/bin/nvn exit with bad status

    *WARNING* Status 256

    *WARNING* Assura execution terminated


    *WARNING* An error occurred during Nvn PreExtraction.

    LVS preprocessing requires a successful run of Nvn.

    Assura will now terminate.


    Any ideas where else should I look into? I am amazed that I even updated the whole kit, and successfully DRC/LVS'ed the inverter with transistors, but the design of some template pad frame with PADs and ESD cells gives me this error. 

    What else could go wrong?
    TOP_frame_template2.netlist.zip
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Kabal
    Kabal over 11 years ago

    Alright, it broke because the subcircuit.cdl file which had description of those cells was not included during netlist export operation (it just suddenly disappeared from the menu). The thing is, this line with path to that file was forever in that menu, and I just didn't notice its absence at the beginning. 

     Now it works. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information