• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Is the device capacitance bias-dependent or independent...

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 15320
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is the device capacitance bias-dependent or independent?

Alex Liao
Alex Liao over 11 years ago
Hi, I would like to know if the device intrinsic capacitance like Cgs bias-dependent or independent. Giving say, bias 400mV or 500mV (common source circuit with Vgs = 400mV or 500mV) for 65nm technology, is the Cgs the same or different and why?

Thanks,
Alex
  • Cancel
Parents
  • ShawnLogan
    ShawnLogan over 11 years ago

    Dear Alex,

     Yes,  the device intrinsic capacitance Cgs is bias-dependent. Intuitively, the gate source capacitance is a function of how depleted the channel is. As such, more or less charge is exposed as the gate source voltage is varied and hence the capacitance is a function of the DC operating point. 

     

    However, since the specific point in the MOS structure at which the "gate" starts and the interconnect to the "gate" ends, there is also a bias voltage independent capacitance that will be due to routing capacitance to the point where the "gate" starts.

     

    I hope this helps Alex,

     

    Shawn 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ShawnLogan
    ShawnLogan over 11 years ago

    Dear Alex,

     Yes,  the device intrinsic capacitance Cgs is bias-dependent. Intuitively, the gate source capacitance is a function of how depleted the channel is. As such, more or less charge is exposed as the gate source voltage is varied and hence the capacitance is a function of the DC operating point. 

     

    However, since the specific point in the MOS structure at which the "gate" starts and the interconnect to the "gate" ends, there is also a bias voltage independent capacitance that will be due to routing capacitance to the point where the "gate" starts.

     

    I hope this helps Alex,

     

    Shawn 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information