• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. cdlIn problems

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 124
  • Views 20500
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

cdlIn problems

archive
archive over 17 years ago

Hello,

I am trying to use the cdlIn function to import an existing cdl netlist and create a schematic.  While I was successful in getting a simple inverter to generate, when I try to import a 3 input and gate, the tool creates a multipage schematic.  It seems as if the tool cannot handle more than 2 fets per sheet.  The and gate is composed of simple primitives (8 fets).

Also, the cdlIn was not straightforward.  Even though I have my libraries attached to an existing techlib, cdlIn would not recognize the primitives within the PDK library.  I had to copy all my nfet and pfet symbols to my working directory and call them pmos and nmos, otherwise the tool created a generic symbol called mos with an empty schematic and created an empty top level schematic with ports, but no fets.

I am using version 5.1.41 on a Linux box.

Thanks,

Chris


Originally posted in cdnusers.org by csprice63
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Hi,

    I just tried to run cdlIn again without specifying a device map file.  Using a schematic called "and3", here are the steps I took:

    1) Created an "and3" schematic using pmos4 and nmos4 fets from analogLib.  It has 3 input ports (A, B and C), one output port (Y), a bidirectional power port (VDD) and a bidirectional ground port (VSS).  I tied all the backgates to their respective power and ground rails so that all 4 ports for the primitives were used.
    2) Ran Export->CDL
    3) Ran Import->CDL, using a new input library so I didn't clobber my old schematic.  I did not use a device map file.  I did use analogLib as my reference library, since that is what I pulled the fets from originally.

    One of the log files (ni.log or nino.log...I can't remember which one) notes that the tool could not find the fets in any library and finally says "Bingo! mos->symbol found".  They are listed as PM and NM in the cdl netlist, exactly as cdl out wrote it.  There is no top level "and3" schematic generated.  Only a "mos" symbol was generated in my working input library and it is a stub (4 ports).  It does not matter if I change the names of the fets in the CDL netlist to pmos4/nmos4 or pfet/nfet.  The results are the same.  If I delete the "mos" cell, it regenerates.  If I enable "skip primitives", I get an empty schematic with just ports.

    I also tried using OA with its SpiceIn feature.  Unfortunately, we don't have the license for that, so I'm stuck with 5.1.41.

    Chris


    Originally posted in cdnusers.org by csprice63
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Hi,

    I just tried to run cdlIn again without specifying a device map file.  Using a schematic called "and3", here are the steps I took:

    1) Created an "and3" schematic using pmos4 and nmos4 fets from analogLib.  It has 3 input ports (A, B and C), one output port (Y), a bidirectional power port (VDD) and a bidirectional ground port (VSS).  I tied all the backgates to their respective power and ground rails so that all 4 ports for the primitives were used.
    2) Ran Export->CDL
    3) Ran Import->CDL, using a new input library so I didn't clobber my old schematic.  I did not use a device map file.  I did use analogLib as my reference library, since that is what I pulled the fets from originally.

    One of the log files (ni.log or nino.log...I can't remember which one) notes that the tool could not find the fets in any library and finally says "Bingo! mos->symbol found".  They are listed as PM and NM in the cdl netlist, exactly as cdl out wrote it.  There is no top level "and3" schematic generated.  Only a "mos" symbol was generated in my working input library and it is a stub (4 ports).  It does not matter if I change the names of the fets in the CDL netlist to pmos4/nmos4 or pfet/nfet.  The results are the same.  If I delete the "mos" cell, it regenerates.  If I enable "skip primitives", I get an empty schematic with just ports.

    I also tried using OA with its SpiceIn feature.  Unfortunately, we don't have the license for that, so I'm stuck with 5.1.41.

    Chris


    Originally posted in cdnusers.org by csprice63
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information