Stats

Locked Locked
Replies 1
Subscribers 125
Views 12986
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

virtuoso possible outputs in IC610

Hi,
needed some help in using cadence IC610. Is there an provision in the Analog design environment or else where in virtuoso which directly gives the below values-

power consumption

capacitance

area occupied

propagation delay

for example if the above are to be calculated for a cmos NAND circuit.

regards

Parents

Andrew Beckett over 11 years ago

Not really. The first, second and fourth could be calculated from the results of suitable simulations, whereas the area occupied would have to be some estimate based on the size of the transistors.
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Andrew Beckett over 11 years ago

Not really. The first, second and fourth could be calculated from the results of suitable simulations, whereas the area occupied would have to be some estimate based on the size of the transistors.
Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.