• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. VerilogA compiler

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 126
  • Views 19479
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VerilogA compiler

Sali
Sali over 11 years ago

 Dear all,

I'm using VerilogA model in my design in Cadence, I have some variables in the model that should be changed with time, actually I have two questions:

1- Is there a way to display the value of those variables during the analog simulation? I was looking for VerilogA compiler to test my code first but I didn't find, can some one suggest me a website or any information?

2- The statement of  @(initial_step), does it mean the command after it will be exceuted only one time, which is the begining of the simulation?

 

Thank you in advance,

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    You can use the $strobe or $display (or even $debug) task to display information during simulation. You can also use the "saveahdlvars" option on the Outputs->Save All form in ADE and then you can plot any variables versus time (you'll need to use the results browser to access them) and then you can see how they vary.

    And yes, the Initial_step means that it will execute at the beginning.

    See the VerilogA documentation (Run <MMSIMinstDir>/bin/cdnshelp to bring up the documentation, and you'll be able to find the VerilogA reference manual within that).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    You can use the $strobe or $display (or even $debug) task to display information during simulation. You can also use the "saveahdlvars" option on the Outputs->Save All form in ADE and then you can plot any variables versus time (you'll need to use the results browser to access them) and then you can see how they vary.

    And yes, the Initial_step means that it will execute at the beginning.

    See the VerilogA documentation (Run <MMSIMinstDir>/bin/cdnshelp to bring up the documentation, and you'll be able to find the VerilogA reference manual within that).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information